

OK to enter. 12/12/2007 JH

IN THE DRAWINGS:

Please amend Fig. 3 in the manner as proposed in the Replacement Sheet showing Fig. 3 to include a signal line 44 issuing a halt to the logic function clock represented at block 37.

2/2

FIG. 3
FUNCTION TO FPGA

